Abstract: This paper outlines a comprehensive design evaluation for development of a 16-bit Sigma-Delta (Σ-Δ) Analog-to-Digital Converter (ADC) for TETRA-2 Network Mobile Station (MS). A step-by-step design approach is described commencing from system-level evaluation leading to the circuit design, which would serve as a useful reference to designers involved with development of ADCs for wireless equipment.

I. INTRODUCTION

Terrestrial Trunked Radio (TETRA) [1] is a digital trunked mobile standard developed by the European Telecommunications Standards Institute (ETSI). The purpose of the TETRA is to meet the traditional Professional Mobile Radio (PMR) user organizations and Public Access Mobile Radio (PAMR) applications e.g. public safety (fire, ambulance and rescue services), transportation, utilities (water and electricity) and government (police, border control and military). Like GSM moving to GPRS, EDGE and UMTS/3G, due to increasing user demand for new services and facilities, the end of 2005 saw new standards being finalized as part of TETRA Release 2 [1]. The Mobile Station (MS) for the TETRA-2 applications is a Time Division Multiple Access (TDMA) based OFDM system, capable of supporting channel bandwidths of 25 kHz, 50 kHz, 100 kHz and 150 kHz [1]. A single ADC design solution therefore must be able to support a channel bandwidth of at least 150 kHz. The modulation schemes supported are pi/4 DQPSK, pi/8 D8PSK, 4 QAM, 16 QAM and 64 QAM.

This paper pertains to a systematic design evaluation for development of a 16-bit Σ-Δ ADC for baseband processing of TETRA-2 MS. Various Σ-Δ ADC designs have been developed to-date for GSM, CDMA and DECT applications, however the design evaluation for the TETRA-2 MS is novel as the TETRA-2 specifications are still in the process of being finalized by ETSI and to the best knowledge of the authors there is no publication on this in the open literature to date. This paper will therefore provide a valuable reference for designers involved with the development of TETRA-2 radio equipment. A step-by-step design approach is described commencing from system-level evaluation all the way to the circuit design, which is verified by lengthy HSPICE simulations. Section II describes the Radio Frequency (RF) Front-End (FE) assumed for the receiver. In section-III the system design is analyzed with the circuit non-idealities and nonlinear stability analysis. This is followed by simulation results in section-IV and conclusions are enumerated in section-V.

II. RECEIVER ARCHITECTURE

The receiver designs implemented for wireless applications are the superhetodyne, low-IF or the zero-IF type [2]. The receiver assumed in this study is a conventional superhetodyne design [2] as seen in Figure 1. The FE consists of the first-RF filter, Low Noise Amplifier (LNA), second-RF filter (IF-RF φ) and a mixer. The IF and baseband consist of the IF filter, the Automatic Gain Control (AGC) amplifier with a variable gain and the Quadrature Demodulator that give the In-phase and Quadrature-phase channel inputs to the respective ADCs. The Σ-Δ modulator outputs the digital samples to the SLINK filters [3], [4]. SLINK filters offer considerable advantages in terms of VLSI/hardware implementation for high sample rates [3], [4], [5]. A single-stage down-conversion from the SLINK filter, to the Root Raised Cosine (RRC) filter is employed to offer sufficient attenuation to the adjacent channel interference.

III. ADC ARCHITECTURE

The Σ-Δ ADC architecture is detailed and developed in this section. System level evaluation is undertaken for the design of the Noise Transfer Function (NTF), circuit non-idealities and nonlinear stability analysis. This is followed by the circuit design of the Σ-Δ modulator.

A. Channel Bandwidth and System Design.

The channel bandwidth requirements for the receiver determine what Dynamic Range (DR) and Effective Number of Bits (ENOB) are achieved for various clock frequencies/Oversampling Ratio (OSR). The DR and the ENOB are given by [6]:

\[ \text{DR} = \text{OSR} \times \text{ENOB} \]

\[ \text{OSR} = \frac{\text{Sample Rate}}{\text{Clock Frequency}} \]

\[ \text{ENOB} = \log_{2}(1 + \text{SNR}) \]

Where SNR is the Signal to Noise Ratio.
The minimum required ENOB is dictated by the hardware options available in the DSP/FPGA/ASIC for the system and the RF-FE. The parameters in (1) viz., quantizer bits ($B$), modulator order ($L$) and OSR (i.e. the clock frequency) can be changed to achieve the required DR for the minimum ENOB. For TETRA2 the receiver bandwidth $f_B$ is given by (3) \cite{6} where $\beta$ is the bandwidth expansion factor having a value of 1.125, with $SBR$ being the symbol rate of 2400 Hz, and $N_{sc}$ the number of the sub-carriers. From (3) the bandwidths obtained are given in Table 1.

$$f_B = \beta \times SBR \times N_{sc}$$  \hspace{1cm} (3)

<table>
<thead>
<tr>
<th>Parameters</th>
<th>Channel Bandwidth</th>
</tr>
</thead>
<tbody>
<tr>
<td>$N_{sc}$ (kHz)</td>
<td>25 kHz</td>
</tr>
<tr>
<td>8</td>
<td>16</td>
</tr>
</tbody>
</table>

Table 1. TETRA-2 Channel Bandwidth

Assuming a minimum required resolution of 16-bits, a 3rd-order $\Sigma\Delta$ modulator would require a clock rate of 8.294 MHz, which is feasible to design and implement. The structure of a 3rd-order $\Sigma\Delta$ modulator meeting the above requirements along with the coefficient values are shown in Figure 2. The single-loop 3rd-order structure is chosen since it offers a straightforward simple configuration for evaluation and implementation. The $\Sigma\Delta$ modulator is designed with a lowpass NTF using the 'Cookbook' methodology \cite{7}. The required coefficients are obtained after the desired signal scaling.

\[ H(z) = \frac{1 - 3z^{-1} + 3z^{-2} - z^{-3}}{1 - 2.2z^{-1} + 1.68z^{-2} - 0.443z^{-3}} \]  \hspace{1cm} (4)

The stability analysis is undertaken using the Noise Amplification Curve ($A(K)$) proposed in \cite{10} and established for various $\Sigma\Delta$ modulators in \cite{11}. The $A(K)$ curve for the $\Sigma\Delta$ modulator is plotted in Figure 3. The $\Sigma\Delta$ modulator becomes unstable as $A(K)$ approaches the global minimum value of the curve which is 0.9 \cite{10}. This instability sets in when the equivalent quantizer gain $K$ has a value of 0.75. The stable amplitude limits can therefore be predicted for the NTF for DC, sinusoidal and dual-sinusoidal inputs from the quantizer gain values and the noise amplification curves as explained in \cite{11}, for which the values obtained for this $\Sigma\Delta$ modulator are given in section IV.

B. Circuit Non-Idealities.

Incorporating the non-ideal blocks and undertaking system level simulations quantify the degradation in the Signal-to-Noise Distortion (SNDR) as a result of the circuit non-idealities. The various nonideal blocks developed in Simulink/Matlab are used for analysis \cite{8}, \cite{9}. As a result of the non-idealities, the net reduction in the SNDR is given in Table 2.

<table>
<thead>
<tr>
<th>Sl.</th>
<th>Parameter</th>
<th>Reduction in SNDR</th>
</tr>
</thead>
<tbody>
<tr>
<td>I.</td>
<td>Sampling Jitter: 15 ns</td>
<td>1.70 dB</td>
</tr>
<tr>
<td>II.</td>
<td>Switch thermal Noise</td>
<td>0.62 dB</td>
</tr>
<tr>
<td>III.</td>
<td>Input-referred op-amp noise: 30 $\mu$V RMS</td>
<td>1.75 dB</td>
</tr>
<tr>
<td>IV.</td>
<td>GBW: 11.5 MHz 100 kHz</td>
<td>0.00 dB 28.0 dB</td>
</tr>
<tr>
<td>V.</td>
<td>Slew Rate (SR): 4 V/$\mu$s : 1 V/$\mu$s</td>
<td>0.00 dB 28.0 dB</td>
</tr>
<tr>
<td>VI.</td>
<td>All non-idealities combined</td>
<td>4.50 dB</td>
</tr>
</tbody>
</table>

Table 2. Net reduction in SNDR

The resultant reduction in the SNDR due to all of the non-idealities considered together is 4.5 dB. Therefore the required clock frequency of the $\Sigma\Delta$ modulator increases to 10.24 MHz from (1) and (2), to account for this reduction in SNDR for a minimum of 16-bit resolution in the baseband, providing us with a safety margin of 5 dB at the same time.

C. Nonlinear Stability Analyses

The NTF of the $\Sigma\Delta$ modulator is given by \cite{7}:

\[ H(z) = \frac{1 - 3z^{-1} + 3z^{-2} - z^{-3}}{1 - 2.2z^{-1} + 1.68z^{-2} - 0.443z^{-3}} \]

Figure 1. TETRA-2 Receiver

Figure 2. 3rd-order single-loop $\Sigma\Delta$ modulator
D. Sigma-Delta Modulator Circuit Design

The circuit of the 3rd-order Σ-Δ modulator was modelled in HSPICE deploying a 0.35 μm CMOS process in a differential configuration is shown in Figure 4. φ₁ and φ₂ are the complimentary clocks operating at the OSR clock frequency. The op-amp is a single-stage folded-cascode configuration as shown in Figure 5. One bias Iₛₛ provides the drain current of both the input transistors M₁, M₂ and the cascade devices M₃ and M₄. The two-stage gain boosting is implemented at the transistors M₃ and M₄, which increases the output impedance of the differential op-amp. The output impedance in this way can be ‘boosted’ substantially without stacking more cascade devices on top of M₁ and M₂.

The comparator is designed to be fast and a simple differential amplifier as circuit shown in Figure 6 fulfils this requirement. The integrator settling speed is the only limiting factor for the sampling rate of the Σ-Δmodulator. The Σ-Δmodulator performance is relatively insensitive to the comparator offsets and hysterisis, because these are attenuated by the noise shaping structure of the Σ-Δmodulator.

IV. SIMULATION RESULTS

A TETRA-2 OFDM based system has been modeled in SIMULINK for simulations with a RRC filter having a roll-off factor of 0.2 [1]. The 25 kHz channel signal for QAM-4 modulation produced an Error Vector Magnitude (EVM) of 2.5% without the Σ-Δ ADC, which increased to 4.7% with the Σ-Δ ADC and is plotted in Figure 7. Since the system is TDMA, in order to obtain the EVM perfect synchronization is required between the transmitter and the receiver. This along with the OSR increases the simulation time considerably. Therefore for the other channel bandwidths (50 kHz, 100 kHz & 150 kHz) the RRC output spectrum was measured and was found to be as per the TETRA -2 specifications.
For QAM-16 modulation the EVM is plotted in Figure 8. The % EVM is well below the specified 10% limit for TETRA-2 [1].

As observed accurate mappings are produced as a result of the correct parameter selection in Table 2. The parameters can be varied in order to observe the effects of degradation, but the same has not been quantified as is considered beyond the scope of this paper. HSPICE transient analyses were undertaken at a clock frequency of 10.24 MHz. It was observed that the predicted non-ideal SNDR response matches very closely to the SNDR response obtained from HSPICE simulations as shown in Figure 9.

To obtain the maximum stable input amplitude limits, simulations were undertaken at 10.24 MHz for which the values obtained are shown in Table 3.

<table>
<thead>
<tr>
<th>Sl.</th>
<th>Input Signal</th>
<th>Stable Amplitude Limit</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>DC</td>
<td>0.60</td>
</tr>
<tr>
<td>2</td>
<td>Sinusoidal</td>
<td>0.80</td>
</tr>
<tr>
<td>3</td>
<td>Dual-Sine</td>
<td>0.35</td>
</tr>
</tbody>
</table>

Table 3. Stable Amplitude Limits

The stable amplitude limit obtained by HSPICE simulations for the sinusoidal signal at 7.525 kHz is plotted in Figure 10.

The step-by-step approach for the design analysis in this section is given in Figure 11. Although tonal analysis has been included in the methodology, it has not been explained since the application considered is for wireless. The tonal analysis is applicable for audio applications. The tonal analysis is described in detail in [12].

V. CONCLUSIONS

A comprehensive design methodology and performance evaluation of a 16-bit Σ-Δ ADC for TETRA-2 MS is presented and is validated by system and circuit level simulations. The design approach reported here would provide a valuable reference for designers involved with design of Σ-Δ ADCs for TETRA-2 receivers.
VI. REFERENCES


